



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/797,915	03/10/2004	Rajan Bhandari	R. Bhandari 3-16-5 (LCNT/	3387	
	7590 01/04/2008 & SHERIDAN, LLP/		EXAMINER		
LUCENT TEC	HNOLOGIES, INC	•	CHERY, DADY		
595 SHREWSBURY AVENUE SHREWSBURY, NJ 07702			ART UNIT	PAPER NUMBER	
	,		2616		
	•		MAIL DATE	DELIVERY MODE	
			01/04/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
		10/797,915	BHANDARI ET AL.			
	Office Action Summary	Examiner	Art Unit	<u> </u>		
		Dady Chery	2616			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover si	neet with the correspondence addre	ess		
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DA nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Depriod for reply is specified above, the maximum statutory period v ire to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COM 36(a). In no event, however will apply and will expire SIX c, cause the application to be	MUNICATION. , may a reply be timely filed (6) MONTHS from the mailing date of this commone ABANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 15 N	ovember 2007.				
2a)⊠	This action is FINAL . 2b) ☐ This action is non-final.					
3)	•••					
	closed in accordance with the practice under E	:x paπe Quayle, 193	35 C.D. 11, 453 O.G. 213.			
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-11 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-11 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from considerati				
Applicati	ion Papers					
	The specification is objected to by the Examine	er.				
• —	The drawing(s) filed on is/are: a) acce		ted to by the Examiner.			
	Applicant may not request that any objection to the	drawing(s) be held in	abeyance. See 37 CFR 1.85(a).			
44\	Replacement drawing sheet(s) including the correct	•	*			
·	The oath or declaration is objected to by the Ex	taminer. Note the at	tached Office Action of form PTO-	-152.		
Priority u	under 35 U.S.C. § 119					
а)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been receive s have been receive rity documents have u (PCT Rule 17.2(a)	ed. ed in Application No been received in this National St	age		
Attachmen	ut(s) te of References Cited (PTO-892)	4\ □ Int	erview Summary (PTO-413)			
2) Notice 3) Information	the of Neierlenees Cited (F10-092) the of Draftsperson's Patent Drawing Review (PT0-948) mation Disclosure Statement(s) (PT0/SB/08) tr No(s)/Mail Date	5) <u> </u>	per No(s)/Mail Date tice of Informal Patent Application ner:			

DETAILED ACTION

Response to Amendment

This communication is responsive to the amendment filed on 11/15/2007.

Response to Arguments

- 1. Applicant's arguments filed on 10/30/2007 have been fully considered but they are not persuasive.
- 2. The applicant argues that Fellman fails to teach "determining a respective offset between the master clock and the clocks of each of said other terminal and offsetting the clocks of each of said other terminal by amount proportional to said determined respective offset to synchronize the clocks of each of said other terminals to said master clock".
- 3. The examiner disagrees because Fellman teaches a method for measure the time offset between the master device and each slave devise (Col. 16, lines 1 -2). This is same function as determining a respective offset between the master clock and the clocks of said other terminal. Fellman further teaches use the offset to equalize the phase delay between each slave device (Col. 16, lines 2 -6), which is substantially the same function as offsetting the clocks of each other terminal to synchronize the clocks of each terminals to the master clocks.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A.person shall be entitled to a patent unless -

10/797,915 Art Unit: 2616

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-4, 6, 7 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Fellman et al. (US Patent 6,246,702 hereinafter Fellman).

Regarding claim 1, Fellman discloses a method for synchronizing clocks of network terminals in a network (Fig. 2), comprising:

selecting a clock of one of said network terminals to be a master clock (Col. 14, lines 41 – 45);

determining a respective round trip delay time from said network terminal having said master clock to each of said other terminals (Col. 15, lines 40 –42);

offsetting the clock of each of said other terminals by an amount proportional to the respective determined round trip delay time such that said network terminal having said master clock and each of said other terminals have substantially the same point of reference in time (Col. 15, lines 55 - Col. 16, lines 8);

in response to at least one trigger signal (Cool. 7, lines 60 – 64), determining a respective offset between the master clock and the clocks of each of said other terminals and offsetting the clocks of each of said other terminals by an amount proportional to said determined respective offset to synchronize the clocks of each of said other terminals to said master clock (Col. 15, lines 36 – Col. 16, lines 7);

10/797,915 Art Unit: 2616

Regarding claim 2,Fellman discloses the selected network terminal comprises a master terminal (Col. 10, lines 64 –66).

Regarding claim 3, Fellman discloses the other network terminals comprise slave terminals (Col. 11, lines 6 –8).

Regarding claim 4, Fellman discloses the method wherein the determining a respective round trip delay time, comprises:

transmitting a respective data packet from said terminal including the master clock to each of said other terminals(Col. 15, lines 38 –39);

and determining, from respective data packets received from each of said other terminals in response to said transmitted respective data packets, a respective amount of time for data packets to be transmitted to and received from each of said other terminals (Col. 15, lines 39 –43).

Regarding claim 6, Fellman discloses each of the other terminals respectively triggers the synchronization of its respective clock to the master clock (Col. 7, lines 60m –65).

Regarding claim 7; Fellman discloses a network for synchronizing clocks of network terminals in said network (Fig. 2), comprising:

10/797,915 Art Unit: 2616

a synchronization device (100) for providing a timing signal (Col. 10, lines 64 – 65);

a master terminal (1000), including:

a master clock (Fig. 3,1010) for providing timing information for said master terminal (Col. 10, lines 29 –30);

a master network interface controller (1004) for transmitting data from and receiving data for said master terminal (Col. 10, lines 25 –26);

a master control unit (1000) for determining synchronization parameters (Col. 10, lines 16 – 19);

a plurality of slave terminals (1000), each of said slave terminals including:

a slave-clock (1010) for providing timing information for said slave terminal (Col. 11, lines 6 –8);

a slave controller for making adjustments to said slave-clock in response to a control signal indicative of a difference between said master clock and said slave-clock (Col. 11, lines 9 –11)

a slave network interface controller (1008) transmitting data from and receiving data for said slave terminal (Col. 10, lines 24 –26)

a non-blocking switch (2) for interconnecting said master terminal and said plurality of slave terminals;

10/797,915

Art Unit: 2616

wherein said master control unit comprises a memory (1012) and a processor (1002) and is adapted to perform a method comprising (Col. 10, lines 28 –30):

determining a respective round trip delay time for each of said plurality of slave terminals; communicating a control signal to respective slave controllers of the plurality of slave terminals for offsetting the slave-clock of each of said slave terminals by an amount proportional to the respective determined round trip delay time such that said master terminal and each of said slave terminals have substantially the same point of reference in time (Col. 11, lines 6 – 15 and Col. 15, lines 36 – 46);

determining a respective offset between the master clock and a respective slave-clock of each of said slave terminals in response to information received from each of said slave terminals regarding a status of the respective slave-clocks (Col. 15, lines 36 – Col. 16, lines 7);

offsetting a respective slave-clock of each of said slave terminals by an amount proportional to said determined respective offset to synchronize the slave-clock of each of said slave terminals to the master clock of said master terminal (Col. 15, lines 36 – Col. 16, lines 7).

Regarding claim 10,Fellman discloses the synchronization device generates a time frame for the synchronization of the respective slave-clocks of said plurality of slave terminals to the master clock of said master terminal (Col. 15, lines 25 –33 and lines 65 – 68).

10/797,915 Art Unit: 2616

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

10/797,915 Art Unit: 2616

6. Claims 5, 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fellman as applied to claim1 above, and further in view of Lehr et al. (US Patent 4,005,266, hereinafter Lehr.

Regarding claim 5, Fellman discloses all the limitations of claim 5, except the respective offset for each of the other terminals is determined comprising: in response to a synchronization signal, counting a predetermined number of clock pulses of said master clock;

counting clock pulses of the clocks of said other terminals for a period of time equal to the amount of time for counting said predetermined number of clock pulses of said master clock and beginning at a point in time of said synchronization signal; and comparing the phase and frequency of the counted clock pulses of each of the other terminals to the clock pulses of said master terminal to determine a respective offset.

However, Lehr teaches the respective offset for each of the other terminals is determined comprising:

in response to a synchronization signal, counting a predetermined number of clock pulses of said master clock;

counting clock pulses of the clocks of said other terminals for a period of time equal to the amount of time for counting said predetermined number of clock pulses of said master clock and beginning at a point in time of said synchronization signal; and comparing the phase and frequency of the counted clock pulses of each of the other terminals to the clock pulses of said master terminal to determine a respective offset

10/797,915 Art Unit: 2616

(Col. 6, lines 60 –Col. 7, lines 19). Which is the same function as described by the instant application.

Therefore, It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Lehr into the teaching of Fellman for the purpose of using a counter to count the number of internal clock signals period during a configurable a number of additional clocks for the purpose of determine the number of correction of a system cycles (Abstract).

Regarding claim 8, Fellman discloses each of said network interface controllers comprises:

Fellman discloses a transmit trigger generator (100) for receiving the signal from said counter and, in response, generating a transmit trigger signal (Col. 7, lines 54 –65); Where the resolution synchronization signal is considered as trigger signals a transmit memory device (1012), for storing data to be transmitted (Col. 10, lines 28 – 34);

a transmit memory manager (1002) for receiving the transmit trigger signal from said transmit trigger generator and, in response, directing at least a portion of said data stored in said memory device to a transmission device for transmission of said data (Col. 10, lines 23 – 36); Where the processor is considered as the transit memory manager

10/797,915 Art Unit: 2616

a receive trigger generator (100) for receiving the signal from said counter and, in response, generating a receive trigger signal (Col. 7, lines 54 –56 and Col. 10, lines 24 – 36);

a receive memory device (1012), for storing received data(Col. 10, lines 28 – 34); a receive memory manager for receiving the receive trigger signal from said receive trigger generator and, in response, directing received data to a location within said receive memory device (Col. 10, lines 23 – 36); Where the processor is considered as the receive memory manager.

Fellman fails to mention the counting device for generating a signal in response to counting a predetermined number of counts;

However, Lehr teaches a main counter and a secondary counter (Fig. 2, 30 and 35) that is considered as counting device for generating a signal in response to counting a predetermined number of counts (Col. 6, lines 61 – Col. 7, lines 20 and Col.10, lines 52 –Col. 11, lines 22). Which is the same function as described by the instant application.

Therefore, It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a counter for generating a signal in response to counting a predetermined number of counts signals period during a configurable a number of additional clocks for the purpose of determine the number of correction of a system cycles (Abstract).

10/797,915 Art Unit: 2616

Regarding claim 9, Fellman discloses all the limitations of claim 9 as applied to claim 8 above except each of said counting devices begins counting from a predetermined count number in response to a timing signal from said synchronization device.

However, Lehr teaches each of said counting devices begins counting from a predetermined count number in response to a timing signal from said synchronization device (Col. 7, lines 1 –10 and Col. 10, lines 54 – Col. 11, lines 6).

Therefore, It would have been obvious to one of ordinary skill in the art at the time the invention was made the counter begins counting from a predetermined number for the purpose of control the error value (Col. 11, lines 12 – 20).

7. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Fellman as applied to claim 7 above, and further in view of Lundh et al. (US Patent 6,373,834, hereinafter Lundh).

Regarding claim 11,Fellman discloses all the limitations of claim 11 as applied to claim 7, except the master terminal transmits a data packet having a Sync header and a timing signal to each of said plurality of slave terminals to cause each of said slave terminals to transmit information regarding a status of their respective slave-clocks to the master terminal.

However, Lundh teaches the master terminal transmits a data packet having a Sync header and a timing signal to each of said plurality of slave terminals to cause each of said slave terminals to transmit information regarding a status of their respective

10/797,915 Art Unit: 2616

slave-clocks to the master terminal (Col. 12, lines 2 – 25). Where the ANANLYZE_SFC is considered as the Sync header.

Therefore, It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Lundh into the teaching of Fellman for the purpose of synchronizing a master timing unit and plurality of slave unit device (Abstract).

Conclusion

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dady Chery whose telephone number is 571-270-1207.

The examiner can normally be reached on Monday - Thursday 8 am - 4 pm ESt.

10/797,915 Art Unit: 2616

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Q. Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dady Chery 12/27/2007 4

SUPERVISORY PATENT EXAMINER